Application Details for Embedded Digital Test Core: Optoelectronic Test Bed and Wafer-level Prober
نویسندگان
چکیده
A multi-purpose digital test core utilizing programmable logic has been introduced [1,2] to implement many of the functions of traditional automated test equipment (ATE). While previous papers have described the theory, this paper quantifies the results and presents additional applications with improved methods. The digital test core provides a substantial number of programmable I/O for testing circuits and systems. It may be used either to enhance the capabilities of ATE or to provide autonomous testing within large systems or arrays of components. This technique has been expanded upon to produce greater functionality at higher frequencies. Based upon limitations of current ATE and BIST, the need for the digital test core is described. The test core concept is reintroduced within an opto-electronic pattern generator and sampler. The performance of the device is discussed, and then a second application of the digital test core is introduced as a nano-scale wafer-level embedded tester.
منابع مشابه
Application and Demonstration of a Digital Test Core: Optoelectronic Test Bed and Wafer-level Prober
A multi-purpose digital test core utilizing programmable logic has been introduced [1,2] to implement many of the functions of traditional automated test equipment (ATE). While previous papers have described the theory, this paper quantifies the results and presents additional applications with improved methods operating up to 4.4Gpbs. The digital test core provides a substantial number of prog...
متن کاملApplication of a Digital Test Core to a Test Bed for Bit-Parallel Optoelectronic Communications
A programmable FPGA-based digital logic circuit is enhanced with high-speed emitter-couple logic and optoelectronics laser drivers and receivers to create a testbed for evaluating methods of transferring parallel data words in sub-nanosecond bursts. The end application requires the transfer of entire address/data buss information within a single cycle of the computer processor, which is running...
متن کاملA Test Bed for Digital I&C and Cyber Security for NPPs
In nuclear power plants (NPPs), digital I&C systems are expected to lead to increasing level of safety and improved performance in communication, maintenance, and signal processing. They are expected to be used in all new NPP designs, while existing NPPs are being evaluated for the switch from analog to digital control systems. Switching from analog to digital or working with hybrid systems has...
متن کاملWrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism
A new core test wrapper design approach is proposed which transports streaming test data, for example scan test patterns, into and out of an embedded core exclusively via (some of) its functional data ports. The latter are typically based on standardised protocols such as AXI, DTL, and OCP. The new wrapper design allows a functional interconnect, such as an on-chip bus or network-on-chip (NOC) ...
متن کاملMulticore Test Based Built In Self-Test Architecture Using Majority Logic
Embedded cores are now commonplace in large system-on-chip designs. However, since embedded cores are not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. Testaccess architecture, also referred to as a test-access mechanism (TAM), provides on-chip test data transport. Now days, multi core processor consists of more number ...
متن کامل